

31936 U.S.A. PTO

110-00000

U4//T//U1

	Subclass	ISSUE CLASSIFICATION
	Class	

PATENT NUMBER

U.S. UTILITY Patent Application

O.I.P.E.

PATENT DATE

APPLICATION NO.	CONT/PRIOR	CLASS	SUBCLASS	ART. UNIT	EXAMINER
09/836375	D	713	500	2182	Surawanshi Lee
2115					
APPLICANTS	Peter J. Desl Stanley Schuster				
TITLE	Latch structure for interlocked pipelined CMOS (IPCMOS) circuits				

BEST AVAILABLE COPY

TERMINAL DISCLAIMER	DRAWINGS			CLAIMS ALLOWED	
	Sheets Drwg.	Figs. Drwg.	Print Fig.	Total Claims	Print Claim for O.G.
<input type="checkbox"/> The term of this patent subsequent to _____ (date) has been disclaimed.				NOTICE OF ALLOWANCE MAILED	
<input type="checkbox"/> The term of this patent shall not extend beyond the expiration date of U.S Patent No. _____				ISSUE FEE	
				Amount Due	Date Paid
<input checked="" type="checkbox"/> The terminal _____ months of				ISSUE BATCH NUMBER	

WARNING-

The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.

Form PTO-436A
(Rev. 8/89)

FILED WITH: DISK (CRF) FICHE CD-ROM

(Attached in pocket on right inside flap)